## In the Claims:

- 1-8. (Cancelled)
- 9. (Currently Amended) A method for fabricating a semiconductor substrate having the following stepscomprising:
- a) formation of a multiplicity of depressions (P) and a capacitor counterelectrode (E1) in a carrier substrate (1);
- b) formation of a dielectric layer (D) at the <u>a</u> surface of the depressions (P) and of the carrier substrate (1);
- c) formation and patterning of an electrically conductive layer-(E2) on the dielectric layer-(D) for realizing a multiplicity of capacitor electrodes at least in the multiplicity of depressions-(P);
- d) formation of a first insulation partial layer (2A) at the processed surface of the carrier substrate (1);
- e) provision of a semiconductor component substrate-(3) with a splitting-off boundary layer-(3S), and a second insulation partial layer (2B);
- f) connection of the semiconductor component substrate (3) and the carrier substrate (1) at their insulating partial layers (2A, 2B) to form an insulation layer (2); and
- g) splitting off part of the semiconductor component substrate (3) at the splitting-off boundary layer (3S).
- 10. (Currently Amended) The method as claimed in patent-claim 9, characterized in thatwherein, in step a),
- a1) an electrochemical pore etching is carried out for forming pores-(P) as depressions in a-the semiconductor substrate-(1); and
- a2) a doping of the semiconductor substrate-(1) is carried out in the vicinity of the pores-(P) for forming a further electrically conductive layer as capacitor counterelectrode-(E1).
- 11. (Currently Amended) The method as claimed in patent-claim 10, whereincharacterized in that, in step a2),

- a21) a formation of a doping glass is carried out at least in the pores-(P);
  - a22) a thermal treatment is carried out; and
  - a23) a wet-chemical removal of the doping glass is carried out.
- 12. (Currently Amended) The method as claimed in one of patent claims 9 to 11, claim 9, whereincharacterized in that, in step b), a high-temperature-resistant capacitor dielectric with a high dielectric constant is formed over the whole area of the surface of the depressions and of the carrier substrate.
- 13. (Currently Amended) The method as claimed in patent claim 12, wherein at least one of characterized in that nitrided oxide, Al<sub>2</sub>O<sub>3</sub> and/or TiO<sub>2</sub> is formed as the capacitor dielectric.
- 14. (Currently Amended) The method as claimed in one of patent claims 9 to 13, claim 9, whereincharacterized in that, in step c),
- c1) an-the electrically conductive layer-(E2) is formed for filling the depressions-(P) over the whole area of the dielectric layer; and
- c2) the electronically conductive layer-(E2) is at least partially or completely removed as far as the dielectric layer-(D) at the surface of the carrier substrate-(1).
- 15. (Currently Amended) The method as claimed in patent claim 14, whereincharacterized in that,

in step c1), in-situ-doped polysilicon is deposited; and in step c2), photolithographic patterning with an isotropic etching-back is carried out in such a way that a multiplicity of capacitor electrodes are connected to one another for realizing a group capacitor-(PK).

- 16. (Currently Amended) The method as claimed in one of patent claims 9 to 15, characterized in that claim 9, wherein in step d), a TEOS deposition method is carried out.
- 17. (Currently Amended) The method as claimed in one of patent claims 9 to 16, characterized in that claim 9, wherein in step e), a

semiconductor wafer-(3) with an oxide layer (2B) is provided, the splitting-off boundary layer-(3S) being formed by means of hydrogen implantation.

- 18. (Currently Amended) The method as claimed in one of patent claims 9 to 17, characterized in that claim 9, wherein in step f), the connection is carried out by means of wafer bonding.
- 19. (Currently Amended) The method as claimed in one of patent claims 9 to 18, characterized in that claim 9, wherein in step g), the splitting off is carried out by means of a further thermal treatment.

## 20-24. (Cancelled)

- 25. (New) A method for fabricating a DRAM memory cell in a semiconductor substrate, the method comprising:
  - a) fabrication of the semiconductor substrate including:
  - a0) formation of a multiplicity of depressions and a capacitor counterelectrode in the semiconductor substrate;
  - b0) formation of a dielectric layer at a surface of the depressions and of the semiconductor substrate;
  - c0) formation and patterning of an electrically conductive layer on the dielectric layer for realizing a multiplicity of capacitor electrodes at least in the multiplicity of depressions;
  - d0) formation of a first insulation partial layer at the processed surface of the semiconductor substrate;
  - e0) provision of a semiconductor component substrate with a splitting-off boundary layer, and a second insulation partial layer;
  - f0) connection of the semiconductor component substrate and the semiconductor substrate at their insulating partial layers to form an insulation layer; and
  - g0) splitting off part of the semiconductor component substrate at the splitting-off boundary layer to form a semiconductor component layer,

the method further comprising:

- b) formation of a shallow trench isolation in the semiconductor component layer for realizing active regions;
- c) formation of a selection transistor having source/drain regions, a gate dielectric, a control layer serving as wordline and a gate insulation;
- d) formation of a contact hole at least in the insulation layer and the semiconductor component layer;
- e) formation of a connecting layer in the contact hole between a source/drain region of the selection transistor and at least one capacitor electrode:
- f) formation of an intermediate insulation layer with a bitline contact to a complementary source/drain region; and
- g) formation and patterning of a bitline layer for realizing a bitline at the surface of the intermediate insulation layer.
- 26. (New) The method as claimed in claim 25, wherein in step d) the contact hole is etched free in a self-aligning manner using the gate insulation and a lithographic method.
- 27. (New) The method as claimed in claim 25, wherein in step e) to form the connecting layer, a further in-situ-doped polycrystalline semiconductor layer is deposited over the whole area of the semiconductor substrate and subsequently etched back isotropically or anisotropically.